|
在用modelsim仿真的时候出现
# Error loading design
该如何解决,望各位给予关照,谢谢!
testbench:
`timescale 1ns/1ns
module counter4;
reg clk,reset;
wire [4:0] out;
parameter DELAY = 100;
counter4 counter4(.clk(clk),.reset(reset),.out(out));
initial
begin
clk = 0;
reset = 1;
#DELAY reset=0;
#(DELAY * 20) $finish;
end
initial $monitor($time,,,"clk = %d reset = %d out = %d",clk,reset,out );
endmodule
报告结果:
# vsim work.counter4
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: F:/modelsim_workspace/counter4/rtl_2/counter4_tb.v(8): (vopt-2133) Instantiating 'counter4' has exceeded the recursion depth limit of 200.
# Optimization failed
# Error loading design |
阿莫论坛20周年了!感谢大家的支持与爱护!!
知道什么是神吗?其实神本来也是人,只不过神做了人做不到的事情 所以才成了神。 (头文字D, 杜汶泽)
|