|
|
ed2k://%7Cfile%7C%5B%E9%80%BB%E8%BE%91%E7%BB%BC%E5%90%88%E5%B7%A5%E5%85%B7%5D.Synplify.Premier9.6.2_with_cra_ck.rar%7C325703858%7C1ca20ff5b20dddec88b6d29e5ec31907%7C/
已经验证可以下载，我已经成功下载。
内含安装软件和破_解，请勿用于商业用途。
大家如果有这方面的教程，欢迎上传，我只找到一份Synplify Pro 的经典教程，和大家共享。
(原文件名:对比1.jpg)
(原文件名:对比2.jpg)
点击此处下载 ourdev_666412ED12D6.pdf(文件大小:1.38M) (原文件名:synplify pro经典教程.pdf)
Synplify Premier 该产品采用 “ 基于图形 ” 的物理综合技术来提供更精确的时序估计，并为 FPGA 硬件增加了 RTL 调试功能。
图形综合技术的首次亮相是在今年的设计自动化会议上，与其它物理综合方法相比，它能提供更好的性能和更收敛的时序关系。由于不需要底
层规划， Synplify Premier 产品用起来比以前的 Amplify 工具更简单。
大多数物理综合工具都以 “ 邻近 ” 为目标，认为对象靠得越近走线就越短，时序也越好。 Synplicity 公司 FPGA 产品行销总监 Jeff
Garrison 指出： “ 这对 ASIC 来说确实没错，因为芯片的布线是用户定制的，但是对于布线已经确定的 FPGA 来说，对象靠得越近并不总
是意味着速度会更快。 ”
Synplicity 公司的图形方法可以为 FPGA 布线使用的现存走线、开关和布局点创建详细的布线资源图形。有了这样的图形，优化和布局就能
围绕线延时和实际可用的资源而不仅仅是距离来展开。
Physical Synthesis
The Synplify Premier product is a physical synthesis timing closure solution
that provides more accurate timing correlation and faster timing closure than
could be achieved through previous design methodologies. This tool offers a
push-button, graph-based design flow for improving overall device performance
while simultaneously delivering tight correlation between pre-route
timing estimates and final post place-and-route results. The essence of the
graph-based approach is that preexisting wires, switches and placement sites
used for routing an FPGA can be represented as a detailed routing resource
graph. The notion of distance then changes to a measure of delay and availability
of wires. Graph-based physical synthesis technology merges optimization
and placement to generate a fully placed and physically optimized netlist,
providing rapid timing closure and increased timing improvement. You can
enable the retiming feature to provide an additional performance boost.
The Synplify Premier tool supports these flows:
? Logic Synthesis Validation Phase – synthesis validation phase to ensure
that the design has realistic constraints and can successfully complete
synthesis and place and route.
? Graph-based Physical Synthesis – push-button, single pass flow that
merges optimization and placement to generate a fully placed, physically
optimized netlist.
? Graph-based Physical Synthesis with Design Planner – single pass flow
which includes a design plan physical constraint file to guide global
placement.
? Design-plan Based Physical Synthesis – flow that requires manual
placement of the critical path to improve the design. This flow is for older
technologies and requires the Synplify Premier tool with Design Planner
option.
Synplify Premier Overview Chapter 1: Synplify Premier Tool for Altera Devices
Synopsys FPGA Synthesis Synplify Premier Quick Start Guide for Altera, March 2009 3
See Supported Altera Devices, on page 1-4 and Supported Altera Place and
Route Tools, on page 1-4 to determine the flows available for your Synplify
Premier version. |
阿莫论坛20周年了！感谢大家的支持与爱护！！
曾经有一段真挚的爱情摆在我的面前，我没有珍惜，现在想起来，还好我没有珍惜……
|
发表于 2011-8-11 09:23:37
楼主
