|
Hi,
I had some question regarding the warning message below:
Warning: Tri-state node (s) do not directly drive top-level pin(s)
è Warning: Converted the fan-out from the tri-state buffer “tribuf” to the node “comb” into an OR gate
When I find the help message it state:
--------------------------------------------------------------------------------
Tri-state node(s) do not directly drive top-level pin(s)
CAUSE: The design contains tri-state nodes that drive non-tri-state logic, but the chip does not support internal tri-states. As a result, the Quartus II software converts all the tri-state nodes feeding internal logic to an equivalent logic.
For example, in the following design, the fan-out from the node tribuf to the AND gate is converted to an OR gate.
module test1 (input oe1, data1, in, output out, inout bidir);
wire tribuf, tmp;
assign tribuf = oe1 ? data1 : 1'bz;
and(tmp, in, tribuf);
assign bidir = tribuf;
assign out = tmp;
endmodule
ACTION: Avoid this warning by either removing the non-tri-state fan-outs of the affected tri-state nodes or replacing the tri-state nodes with non-tri-state logic.
--------------------------------------------------------------------------------
如上在altera form中这位哥们所述,帖子链接是:http://www.alteraforum.com/forum/showthread.php?p=87342
我碰到的也是一样的问题,就是不大理解所谓的“the Quartus II software converts all the tri-state nodes feeding internal logic to an equivalent logic”是何意思,既然内部不支持三态(我的理解是不支持高阻态),而且(not OE)+input=output这种等效又不成立,那quartus所谓的等效逻辑到底是什么样的呢?期待大侠解答,苦瓜先行谢过。 |
阿莫论坛20周年了!感谢大家的支持与爱护!!
知道什么是神吗?其实神本来也是人,只不过神做了人做不到的事情 所以才成了神。 (头文字D, 杜汶泽)
|