|
![](static/image/common/ico_lz.png)
楼主 |
发表于 2010-8-15 22:08:16
|
显示全部楼层
module SRAM_16Bit_256K(// Host Data
oDATA,iDATA,iADDR,
iWE_N,iOE_N,
iCE_N,iCLK,
iBE_N,
// SRAM
SRAM_DQ,
SRAM_ADDR,
SRAM_UB_N,
SRAM_LB_N,
SRAM_WE_N,
SRAM_CE_N,
SRAM_OE_N
);
// Host Side
input [15:0] iDATA;
output [15:0] oDATA;
input [17:0] iADDR;
input iWE_N,iOE_N;
input iCE_N,iCLK;
input [1:0] iBE_N;
// SRAM Side
inout [15:0] SRAM_DQ;
output [17:0] SRAM_ADDR;
output SRAM_UB_N,
SRAM_LB_N,
SRAM_WE_N,
SRAM_CE_N,
SRAM_OE_N;
assign SRAM_DQ = SRAM_WE_N ? 16'hzzzz : iDATA;
assign oDATA = SRAM_DQ;
assign SRAM_ADDR = iADDR;
assign SRAM_WE_N = iWE_N;
assign SRAM_OE_N = iOE_N;
assign SRAM_CE_N = iCE_N;
assign SRAM_UB_N = iBE_N[1];
assign SRAM_LB_N = iBE_N[0];
endmodule |
|