mikeyaomikeyao 发表于 2012-11-5 16:55:23

求集成cmos运放pspice电路仿真设计(网表)

设计CMOS运算放大器
端口定义VDD GND IN+ IN- OUT+ OUT-
供电电压:VDD 5v GND 0v
输入信号:正弦差分信号,共模电压为0v,差分幅值范围1mv~100mv,频率10MHz
输出信号:正弦差分信号
幅值增益:30倍要求较良好的线性度
*工作温度:0~85摄氏度
*电源抑制比
*输出负载能力
尽量不要有大电阻出现
用下面的mos模型
MODEL NM NMOS LEVEL=3 PHI=0.700000 TOX=3.9100E-08 XJ=2E-7
+ VTO=0.7909 DELTA=7.2550E-01 LD=3.6790E-07 KP=5.4712E-05
+ UO=619.5 THETA=4.2250E-02 RSH=3.2310E+01 GAMMA=0.5350
+ NSUB=6.7240E+15 NFS=5.9090E+11 VMAX=1.9770E+05 ETA=8.3090E-02
+ KAPPA=4.1240E-01 CGDO=4.8737E-10 CGSO=4.8737E-10
+ CGBO=3.4582E-10 CJ=1.3214E-04 MJ=6.0852E-01 CJSW=5.2994E-10
+ MJSW=2.5789E-01 PB=4.0492E-01
*+dev=10%
* Weff = Wdrawn - Delta_W
* The suggested Delta_W is 2.0020E-09

.MODEL PM PMOS LEVEL=3 PHI=0.700000 TOX=3.9100E-08 XJ=2E-7
+ VTO=-0.8561 DELTA=3.0980E-01 LD=4.5500E-07 KP=1.9226E-05
+ UO=217.7 THETA=9.9290E-02 RSH=7.5840E+01 GAMMA=0.5452
+ NSUB=6.9830E+15 NFS=5.9080E+11 VMAX=2.2870E+05 ETA=7.2030E-02
+ KAPPA=9.9990E+00 CGDO=6.0275E-10 CGSO=6.0275E-10
+ CGBO=3.4742E-10 CJ=2.9728E-04 MJ=5.6053E-01 CJSW=4.2994E-10
+ MJSW=3.3691E-01 PB=8.6041E-01
*+dev=10%
* Weff = Wdrawn - Delta_W
* The suggested Delta_W is 8.3660E-09

*** BSIM3 models
*N96E SPICE BSIM3 VERSION 3.1 PARAMETERS
* SPICE 3f5 Level 8, Star-HSPICE Level 49, UTMOST Level 8
* DATE: Aug 12/99
* LOT: n96e                  WAF: 06
* Temperature_parameters=Default
页: [1]
查看完整版本: 求集成cmos运放pspice电路仿真设计(网表)