哪位网友看下哪里出错了,编译出错
module my_GP(Input,
Pulse,
clk_in,
Fet_Drive1,
Fet_Drive2,
Fet_Drive3,
Fet_Drive4
);
input Input; //输入
input Pulse; //输入
input clk_in;
output Fet_Drive1; //输出
output Fet_Drive2;
output Fet_Drive3;
output Fet_Drive4;
reg Fet_Drive1;
reg Fet_Drive2;
reg Fet_Drive3;
reg Fet_Drive4;
//always#100 clk = (~clk);
always @( posedge clk_in )
begin
if(Pulse)
begin
Fet_Drive1 = 1;
Fet_Drive2 = 1;
Fet_Drive3 = 1;
Fet_Drive4 = 1;
end
else
case(Input)
3'b100:Fet_Drive1 = 0;
3'b101:Fet_Drive2 = Fet_Drive1;<---- 改成非阻塞赋值就出错
3'b110:Fet_Drive3 = Fet_Drive2;<---- 改成非阻塞赋值就出错
3'b111:Fet_Drive4 = Fet_Drive3;<---- 改成非阻塞赋值就出错
endcase
end
endmodule 看错误提示啊,然后右键help一下,有提示。 你没贴出错误来啊
页:
[1]