求教verilog管脚声明语法问题？？？
module v32m16(output SD_A,inout SD_DQ,
output SD_BA,
output SD_RAS,
output SD_CAS,
output SD_WE,
output SD_CK_N,
output SD_CK_P,
output SD_CK_FB,
output SD_CKE,
output SD_CS,
output SD_UDM,
output SD_LDM,
inout SD_UDQS,
inout SD_LDQS,
input CLK,
output LED
);
reg SD_A;
wire SD_DQ;
reg SD_BA;
reg SD_RAS;
reg SD_CAS;
reg SD_WE;
reg SD_CK_N=1'b0;
reg SD_CK_P=1'b1;
reg SD_CK_FB=1'b0;
reg SD_CKE=0;
reg SD_CS;
reg SD_UDM;
reg SD_LDM;
wire SD_UDQS;
wire SD_LDQS;
reg LED;
reg SD_DQ_REG;
reg SD_UDQS_REG;
reg SD_LDQS_REG;
reg SD_DQ_LINK;
reg SD_DQS_LINK;
reg counter=20'b0; 不明白你的问题哦
页:
[1]